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1. INTRODUCTION 
The continuous refinement of digital integrated circuit 
design and p r o d u c t i o n t e c h n i q u e s has m a d e p o s s i b l e the 
d e v e l o p m e n t of m i c r o c o m p u t e r s y s t e m s w h i c h e x h i b i t 
f u n c t i o n a l p e r f o r m a n c e c h a r a c t e r i s t i c t h a t h a d not 
p r e v i o u s l y been p o s s i b l e to obtain using a single board. 
T h e s e s a m e t e c h n i q u e s w h i c h e n a b l e t h e e v o l u t i o n of 
complicated computer systems with such powerful capabilities 
have also created c h a l l e n g i n g o p p o r t u n i t i e s for the test 
engineer to develop parallel techniques which will provide 
an adequate data base necessary to insure proper functional 
performance. 
I n n o v a t i o n s in c o m p u t e r test m e t h o d o l o g y in the last 
d e c a d e have c o m e in r e s p o n s e to increases in the p o w e r and 
c o m p l e x i t y of these c o m p l i c a t e d c o m p u t e r s y s t e m s (see 
F i g u r e . 1 ), but even then new s y s t e m s w e r e b e c o m i n g 
increasingly tough for tester to handle and programmers have 
to w o r k hard to g e n e r a t e test e x e r c i s e s that could achieve 
an adequate level of test comprehensiveness. 
Two common approaches are used to diagnose problems at 
board level [8]. The in-circuit method which isolates each 
c o m p o n e n t on the board and test it i n d i v i d u a l l y . In the 
event of failure, the tester will generate a component level 
d i a g n o s t i c to assist in repairing the d e f e c t . In c o n t r a s t , 
the functional test method operates the board as a unit and 
checks for discrepancies between actual and ideal behavior. 
Figure 1. Computer Test Methodology 
(Adapted From [11]) 
Both the in-circuit and f u n c t i o n a l test m e t h o d s required 
e x t e r n a l A u t o m a t i c Test E q u i p m e n t (ATE) to assist in the 
testing procedure. 
Both in-circuit and f u n c t i o n a l testers suffer from a 
common problem [12]: the increasing difficulty of generating 
a comprehensive test problem due to the growing functional 
c o m p l e x i t y of devices and board. The s a m e c o m p l e x i t y , 
h o w e v e r has p r o v i d e d the i m p e t u s for the e m e r g e n c e of new 
test t e c h n i q u e s . D e s i g n e r s of the new boards also face the 
same complexity issues. Their response has been to impose a 
s t r u c t u r e on their boards in order to m a k e their design 
d e c i s i o n s m a n a g e a b l e . Large scale integration (LSI)-based 
boards today are characterized by the increasingly pervasive 
m i c r o p r o c e s s o r . The m i c r o p r o c e s s o r a l l o w s m u c h of the 
board's f u n c t i o n a l i t y to be defined in s o f t w a r e , a l l o w i n g 
d e s i g n e r s to spend m o r e effort on d e f i n i n g w h a t that 
function is and less on its implemention. 
Just as the increasing use of m i c r o p r o c e s s o r s is 
h e l p i n g to s t r u c t u r e the task of the board d e s i g n e r , so is 
it helping to s t r u c t u r e the task of the test e n g i n e e r . One 
i n c r e a s i n g l y c o m m o n test approach that take a d v a n t a g e of 
this s t r u c t u r e is the S E L F - T E S T , which is in essence the 
purpose of this project: to design and implement a BUILT-IN 
SELF-TESTING technique on the Intel SBC 80/10A single board 
c o m p u t e r . Upon execution or c o m p l e t i o n of the test, it 
w o u l d have s o m e kind of indication (usually a GO/NO-GO 
message) to indicate whether the board under test is good or 
bad. 
2.0 REVIEW OF BUILT-IN-TEST 
As computer performance has increased, testing problems 
have become more difficult because of increased system 
complexity and decreased circuit controllability and 
observability. Controllability and observability problems 
have long been the focus of struggles of the digital test 
engineer as the density of computer IC increased. New 
testing approaches have become necessary in many computer 
applications to provide on-line visibility into computer 
functional processes. A viable approach to increased on-line 
computer process visibility is the built-in-test [11]. 
In general, built-in-test refers to testing approaches 
which are an integral part of a particular computer design 
[11]. Built-in-test is therefore distinguished from external 
testing approaches which are executed when a computer is 
off-line using external automatic test equipment or software 
diagnostic loaded from a data storage medium (refer to 
Figure. 1 ). 
Built-in-test approaches may be implemented in 
computer hardware, firmware or software. Some schemes can be 
executed during system run-time, concurrently with on-going 
functional operations or during convenient system idle time. 
In real-time applications, particularly where special-
purpose processing is done, built-in-test is often 
implemented in hardware separate from functional computer 
resources to allow concurrent testing during normal computer 
operation. 
Concurrent built-in-test techniques are an important 
subcategory which may be generally classified as information 
redundant or hardware redundant. Information redundant 
built-in-tests include popular coding schemes such as 
parity, cyclic redundancy checks, error-correcting codes, 
etc. Hardware redundant built-in-test techniques range from 
self-testing circuits at the gate level, through duplication 
at the module level, to replicated computer at the system 
level. 
Nonconcurrent built-in-test may conveniently exist in 
resident software which can be called by a computer 
operating system when needed. Software built-in-test is 
usually executed during times when normal functional 
processing is not being done. This approach to built-in-test 
is low-cost, since only minimum special purpose hardware is 
required [14]. 
2.1 BUILT-IN SELF-TESTING TECHNIQUE 
Built-in self-testing is similar in definition to 
built-in-test and can also be implemented in computer 
hardware, firmware or software. As we know from section 2.0, 
built-in-test has such a broad definition that it really 
depends on what the applications are. We will have a 
somewhat restricted definition for the built-in self-testing 
c o n c e p t as used in this r e s e a r c h or a p p l i c a t i o n . It is a 
test p r o g r a m w r i t t e n in the processor's own language to 
e x e r c i s e the board's functions in order to verify that all 
essential parts are working correctly. 
With this method, only minimum hardware is required 
to g e n e r a t e the large v o l u m e of s t i m u l u s data [14]. All it 
needs is some spare memory in ROM for storing the self-test 
program, some interconnecting logic and edge-connectors for 
setting up the test; see Section 5.0. 
The s e l f - t e s t t e c h n i q u e should be able to verify 
the working condition of the following parts of a computer 
system (Intel SBC 80/10A in this case): 
1. Verify the basic operation of the address and data 
busses, 
2. V e r i f y operation of the central p r o c e s s i n g unit 
(CPU), 
3. Verify the ROM(s) containing the system software, 
4. Verify the ROM containing the self-test program, 
5. Check the ability to read or write from RAM, 
6. Perform tests to exercise the control logic, 
7. Verify operation of the I/O ports (both serial and 
parallel), 
8. Verify the external system bus (multibus interface). 
S e l f - t e s t can radically reduce the a m o u n t of ATE 
needed, because the GO/NO-GO indication can quickly identify 
w h e t h e r the Intel 
be noted that the 
does not diagnose 
research. 
SBC 80/10A board is good or bad. It m u s t 
s e l f - t e s t t e c h n i q u e v e r i f i e s f a u l t s , it 
them. Diagnosis is not the scope of this 
3.0 FUNCTIONAL DESCRIPTION OF THE INTEL SBC 80/10A BOARD 
The Intel SBC 80/10A board is a c o m p l e t e c o m p u t e r 
s y s t e m built, on a single 6.75" by 12.00" p r i n t e d circuit 
board (see Figure A-1 of A p p e n d i x A). The C P U , system 
clock, read/write memory, non-volatile read-only-memory, I/O 
p o r t s and d r i v e r s , serial and p a r a l l e l c o m m u n i c a t i o n 
i n t e r f a c e , bus control logic and d r i v e r s all r e s i d e on the 
board. 
The c i r c u i t r y on the Intel SBC 80/10A board can be 
divided into six functional blocks (Figure. 2): 
1. CPU set, 
2. System bus interface, 
3. Random access memory (RAM), 
4. Read-only-memory (ROM), 
5. Serial I/O port, 
6. Parallel I/O port. 
3.1 CPU Set 
The CPU set consists of the Intel 8080A central 
p r o c e s s o r , the 8224 clock generator and the 8238 system 
c o n t r o l l e r (Figure 3). The CPU set is the brain of the 
I n t e l S B C 8 0 / 1 0 A b o a r d . It p e r f o r m s a l l t h e s y s t e m 
processing functions and provides a stable timing reference 
for all other circuitry in the system. The CPU set generates 
all of the address and control signals n e c e s s a r y to access 
the m e m o r y and the I/O ports both on and e x t e r n a l to the 
Intel SBC 80/10A board. 
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Figure 2. Functional Block Diagram of SBC 80/10A 
Figure 3. CPU Sets 
(Adapted From [1]) 
3.2 The System Bus Interface 
The s y s t e m bus interface includes all those 
circuits that drive the various system control signals which 
also includes two Intel 8216 bi-directional bus drivers and 
six Intel 8226 devices w h i c h drive the m e m o r y data bus and 
the external system data and address busses, respectively. 
3.3 The Random Access Memory (RAM) 
It p r o v i d e s the Intel SBC 80/10A users with 1024 x 
8 bits (1K) of onboard read/write storage, and is made up of 
eight Intel 8102 low p o w e r static R A M s (1024 x 1 bit each). 
3.4 The Read-Only-Memorv (ROM) 
The Intel SBC 80/10A has four 24-pin sockets that 
can accept either Intel 8708 e r a s a b l e and e l e c t r i c a l l y 
reprogrammable ROM (EPROM) chips or Intel 8308 metal masked 
R O M c h i p s , or Intel 2716 EPROM chips or Intel 2758 EPROM 
chips or Intel 2316 m e t a l m a s k e d ROM chips. The total 
ROM/EPROM memory capacity using the 8708, 8308 or 2758 is 4K 
x 8 bits and 8K x 8 bits using the 2716 or 2316 chips. 
3.5 The Serial I/O Interface 
T h e I n t e l 8 2 5 1 U S A R T d e v i c e p r o v i d e s a bi-
d i r e c t i o n a l serial data c o m m u n i c a t i o n c h a n n e l that can be 
programmed to operate with most of the current serial data 
t r a n s m i s s i o n protocols: s y n c h r o n o u s or a s y n c h r o n o u s m o d e , 
baud rate, character length, number of stop bits and the 
choice of even, odd or no parity are all program selectable. 
3.6 The Parallel I/O Interface 
Two Intel 8255 Programmable Peripheral interface 
devices provide 48 I/O lines for the transfer and control of 
data to or from external peripheral devices. Eight lines 
already have a bi-directional driver and termination 
network permanently installed. These bi-directional networks 
allow the eight lines to be configured as input, output or 
bi-directional and the remaining 40 lines have sockets 
provided for the installation of drivers or termination 
networks as required to meet the specific needs of the users 
,see Section 4.3.1 on testing the parallel I/O ports. 
4.0 TESTING OF THE INTEL SBC 80/10A SINGLE BOARD COMPUTER 
The p r e s e n c e of the CPU on the Intel SBC 80/10A board 
a l l o w s it to exhibit s e l f - t e s t i n g c a p a b i l i t i e s (i.e., the 
intelligence of the microprocessor will be made use of since 
a l l t h e t e s t p r o g r a m s a r e w r i t t e n in t h e p r o c e s s o r 
language). All it needs is the addition of a s e l f - t e s t ROM 
c o n t a i n i n g all the n e c e s s a r y s e l f - t e s t s o f t w a r e , s o m e 
interfacing logic and connectors. This self-test software 
can be executed on a regular b a s i s , such as each t i m e the 
s i n g l e board c o m p u t e r is p o w e r e d up. In this a p p l i c a t i o n , 
basic tests such as continuity, power shorts, signal shorts, 
address and data pins stuck high or low, I/O pins stuck high 
or low, presence of clock signal, etc., would be performed. 
After the tests, the self-test routine would give a GO/NO-GO 
indication as to whether the Intel SBC 80/10A board is good 
or bad. 
The remaining portion of this section will be devoted 
to d e t a i l i n g how the d i f f e r e n t p a r t s of the Intel SBC 
80/10A board are tested. 
The m i n i m u m parts of the Intel SBC 80/10A board that 
are to be tested are: 
1. onboard microprocessor, 
2. onboard R A M , 
3. onboard ROM, 
4. address and data lines, 
5. serial and parallel I/O ports, 
6. external system bus (multibus interface). 
4.1 Testing the Onboard Microprocessor 
The Intel SBC 80/10A board u t i l i z e d the 8080A 
single- chip, N - c h a n n e l m i c r o p r o c e s s o r for all its system 
p r o c e s s i n g f u n c t i o n s ( e x a m p l e , a r i t h m e t i c a n d l o g i c 
calculations). 
The 8080A is a c o m p l e t e 8-bit p a r a l l e l central 
processing unit (CPU). It contains six 8-bit general-purpose 
w o r k i n g r e g i s t e r s and an a c c u m u l a t o r . The six general-
purpose registers may be addressed individually or in pairs, 
providing both single and double precision operations. The 
8080A m i c r o p r o c e s s o r also has an e x t e r n a l stack feature 
wherein any portion of memory may be used as a last in/first 
out stack to store/retrieve the contents of the accumulator, 
f l a g s , p r o g r a m counter and all of the six general-purpose 
registers. The 16-bit stack pointer controls the addressing 
of this e x t e r n a l stack. A brief block d i a g r a m of the 8080A 
is shown in Figure 4. 
M o s t of the test p r o g r a m s are influenced by the 
internal s t r u c t u r e of the m i c r o p r o c e s s o r . S o m e aim to 
e x e r c i s e each f u n c t i o n a l block in the m i c r o p r o c e s s o r , 
whereas others aim to test the device pin for stuck-at-0 and 
s t u c k - a t - 1 f a u l t s , and still others aim to test only the 
instruction sets [5]. The s t r u c t u r a l approach n o r m a l l y 
Figure 4. 8080A Functional Block Diagram 
(Adapted From [29]) 
r e q u i r e s a d e t a i l e d l o g i c a l d e s c r i p t i o n of t h e 
microprocessor and this information is usually not available 
to the user. Even if we know the d e t a i l s of the circuit 
realization, an enormous amount of computation is needed to 
generate tests at the gate level, due to the large number of 
gates on the chip. H o w e v e r , testing of the instruction sets 
w i l l u s u a l l y exercise both the s t r u c t u r e and m o s t of the 
pins on the microprocessor. Hence the latter method will be 
used to test the onboard microprocessor. 
There are t w o p o s s i b i l i t i e s for c a r r y i n g out the 
microprocessor test [3]: either the open loop testing or the 
closed loop testing. In the f o r m e r c a s e , the instructions 
come from the tester in a sequence completely under external 
tester (ATE) c o n t r o l , w h e r e a s in the latter c a s e , the 
m i c r o p r o c e s s o r i t s e l f d e t e r m i n e s t h e i n s t r u c t i o n s 
sequencing. 
Since we are d e v e l o p i n g a p r o g r a m for built-in 
self-testing, the microprocessor can only be executed in a 
closed loop manner and without an external tester. 
One of the m o s t interesting m e t h o d s for testing a 
m i c r o p r o c e s s o r , p a r t i c u l a r l y in t h e u s e r t e s t i n g 
environment, was suggested by Brahme and Abraham in [24] and 
then modified by Abraham and Parker in [23]. This method is 
easy to set up and we only need to know the r e g i s t e r and 
instruction sets of the microprocessor. Only certains parts 
of the methods described in [23] and [24] were used for our 
testing purposes. 
The test designed for the m i c r o p r o c e s s o r has the 
following purposes: 
1. detect stuck-at-0 and s t u c k - a t - 1 faults on the 
microprocessor address and data lines, 
2. detect stuck-at-0 and s t u c k - a t - 1 faults in the 
registers, 
3. detect stuck-at-0 and s t u c k - a t - 1 faults in the 
Arithmetic and Logic unit, 
4. detect stuck-at-0 and s t u c k - a t - 1 faults in its 
supporting circuitry. 
4.1.1 Generation of test sequence 
The microprocessor instruction sets were divided 
into four main categories: 
1. Data transfer group (example, MOV R1 R2, MVI 
R1 #, LXI R1 address, etc.), 
2. A r i t h m e t i c and logical group ( e x a m p l e , A D D , 
SUB, DCR, ORA, XRA, etc.), 
3. Branch control group (example, JMP, JNZ, CNZ, 
etc.), 
4. I/O group (example, IN, OUT, etc.). 
Under a fault in a m i c r o p r o c e s s o r , either or 
both of the f o l l o w i n g may happen [23] : 
1. an instruction is not executed, 
2. the information stored in the microprocessor 
is i n c o r r e c t l y m o d i f i e d . T h e i n c o r r e c t 
m o d i f i c a t i o n of t h e s t o r a g e e l e m e n t s or 
registers will result in their being : 
a. reset to zero, 
b. set to one, 
c. o v e r w r i t t e n w i t h the c o n t e n t s of other 
r e g i s t e r s (with the AND or OR function of 
the registers), 
d. exchanged, 
e. complemented. 
At any t i m e during execution of the self-test 
program, we assume the presence of any number of faults but 
only in one function described above. This assumption can be 
justified in our case because of the locality of failures 
and the frequency of tests. However, even if this assumption 
is not j u s t i f i e d , it is unlikely that a test based on it 
w i l l fail to detect a fault a f f e c t i n g t w o f u n c t i o n s . Of 
c o u r s e , if t h e a d d i t i o n a l i n s t r u c t i o n d o e s n o t c a u s e 
anything to be incorrectly modified in the microprocessor, 
then the fault is u n d e t e c t a b l e . H o w e v e r , as long as we can 
detect the faulty behavior (as a result of erroneous data), 
we really do not care w h e t h e r it was caused by the execution 
of a n o t h e r extra instruction or by a c c e s s i n g a r e g i s t e r or 
by the AND or OR function of any register pair. 
4.1.2 Test procedure 
To test for the faults just described, we merely 
have to execute each instruction, make sure that it was 
correctly executed and none of the internal 
storage/registers was incorrectly modified. 
Note that we have to execute other instructions 
in order to read the internal storage/registers and these 
instructions may themselves be faulty. The result may be 
that the correct (expected) data may be seen at the output 
pins as a result of interaction between faults. In order to 
ensure that such fault-masking does not exist, we will apply 
the tests in the following order [3]. 
Microprocessor Test Procedures 
A. Test the reading-out and the loading of the 
internal registers, 
B. Test as many of the "frequently used" 
instructions as possible. 
The above tests will first ensure that the 
instructions can be executed correctly and that they do not 
destroy the information in the microprocessor. 
Since the registers have to be read out after 
each instruction, we have to first ensure that all registers 
can be read out correctly and that the reading-out process 

Table 1. Code Word Assignment to Registers 
for Test Procedure A 
Register Bit Number 
0 1 2 3 4 5 6 7 
A 0 1 1 1 1 1 1 1 
B 1 0 1 1 1 1 1 1 
C 1 1 0 1 1 1 1 1 
D 1 1 1 0 1 1 1 1 
E 1 1 1 1 0 1 1 1 
H 1 1 1 1 1 0 1 1 
L 1 1 1 1 1 1 0 1 
Verification of Faults 
CASE 1. Consider the fault if register A is AND with 
register C. 
RA:01111111 AND RC:11011111 > RA:01011111 
CASE 2. Consider the fault if register D is OR with register 
H. 
RD:11101111 OR RH:11111011 > RD:11111111 
and so on. 
Microprocessor Test Procedure A (Register Check Test) 
I. Load different code words into each register. 
2. For i = 0 to 6 do 
For j = 0 to 6 do 
begin 
Read and compare (i) 
Read and compare (j) 
Read and compare (i) 
Read and compare (j) 
end 
The error will be detected when the registers are 
checked against their corresponding code words during the 
test. If step 1 does not load the registers correctly, we 
will detect it when the registers are read out. The two 
reads are necessary to ensure that reading a register does 
not change the content of another register. 
Note that with the above test, if two adjacent 
cells of a register are bridged, then the fault will not be 
detected and will probably be propagated to other tests. In 
order to avoid this undetected fault, a marching 1's or O's 
test pattern can be used as the code word, i.e., the 
rotation of a 1 or 0 around the register. Hence an extra 
step, rotate the register to the right, will be inserted 
after step 2. 
With the 8080A instruction sets only the 
accumulator can be read out directly, other registers (B, C, 
D, E, H and L) have to be read out through the accumulator. 
Again we have to ensure that the internal transfer 
instructions do not cause the code words to be modified in 
other registers. The test conducted will therefore be in 
stages, with the register which can be read out directly 
tested first, followed by the registers which can only be 
read out in two steps. 
The above would utilize about 80% of the data 
transfer group instructions and 10% of the other groups 
(example, CMP, CPI, RAL, RAR, etc., of the arithmetic and 
logical g r o u p , and J M P , C A L L , C N Z , C Z , etc., of the branch 
control group). 
Once the register read test is completed, we can 
be sure that all the r e g i s t e r s can be safely read out. 
A l t h o u g h the p r o g r a m counter and the stack p o i n t e r are not 
d i r e c t l y t e s t e d , n e v e r t h e l e s s it m u s t be p o i n t e d out that 
t h e c o r r e c t e x e c u t i o n of t h e t e s t p r o g r a m v e r i f i e s 
i n d i r e c t l y or i m p l i c i t l y , at least to s o m e e x t e n t , that 
these registers are functioning properly. 
An exhaustive test of all the 8080A instructions 
is p r a c t i c a l l y i m p o s s i b l e b e c a u s e it m i g h t m a k e the test 
several times longer than it should be. Hence we must choose 
to test only the m o s t f r e q u e n t l y used i n s t r u c t i o n s . A list 
of the frequently used instructions can be found in Table 3-
1, page 3-5 in [17]. Of course the term "frequently used" 
might be subject to different interpretations depending on 
the kind of a p p l i c a t i o n that the 8080A m i c r o p r o c e s s o r is 
used f o r , but a lot of the "frequently used" instructions 
d e s c r i b e d here c o n s t i t u t e at least 90% of any s o f t w a r e 
package [17]. 
The group of instructions used in microprocessor Test 
Procedure A is used to test the remainder of the instruction 
s e t , each tested instruction is then added to this g r o u p , 
and so on. When testing the other i n s t r u c t i o n s , it is 
d e s i r a b l e to test the m o s t "reliable" i n s t r u c t i o n s first 
[ 5 ] , so t h a t t h e a b o v e g r o u p o n l y c o n t a i n s t h e m o s t 
"reliable" instructions. One d e f i n i t i o n of "reliable" is 
given by [30] and depends upon the minimum sum of the number 
of machine cycles taken to execute the instruction. 
Microprocessor Test Procedure B (other i n s t r u c t i o n s Test) 
1. ADD and ADC instructions 
(Initial Code Words for Registers) 
A = 10000000 
B = 01000000 
C = 00100000 
D = 00010000 
E = 00001000 
H = 00000100 
L = 00000010 
Test Sequence 
1. S T C , ADC B, ADD C, ADD D, ADD E, ADD H, ADD L, 
CPI FF. 
2. STC, ADD B, ADC C, ADD D, ADD E, ADD H, ADD L, 
CMA, CPI 00. 
3. STC, ADD B, ADD C, ADC D, ADD E, ADD H, ADD L, 
CPI FF. 
4. SIC, ADD B, ADD C, ADD D, ADC E, ADD H, ADD L, 
CMA, CPI 00. 
5. STC, ADD B, ADD C, ADD D, ADD E, ADC H, ADD L, 
CPI FF, 
6. STC, ADD B, ADD C, ADD D, ADD E, ADD H, ADC L, 
CMA, CPI 00. 
2. SUB and SBB instructions 
(Initial Code Words for Registers) 
A = 01111111 
B = 01000000 
C = 00100000 
D = 00010000 
E = 00001000 
H = 00000100 
L = 00000010 
Test Sequence 
1. S T C , SBB B, SUB C, SUB D, SUB E, SUB H, SUB L, 
CMA, CPI FF. 
2. STC, SUB B, SBB C, SUB D, SUB E, SUB H, SUB L, 
CPI 00. 
3. STC, SUB B, SUB C, SBB D, SUB E, SUB H, SUB L, 
CMA, CPI FF. 
4. STC, SUB B, SUB C, SUB D, SBB E, SUB H, SUB L, 
CPI 00. 
5. STC, SUB B, SUB C, SUB D, SUB E, SBB H, SUB L, 
CMA, CPI FF. 
6. STC, SUB B, SUB C, SUB D, SUB E, SUB H, SBB L, 
CPI 00. 
3. ANA instruction 
(Initial Code Words for Registers) 
A = 01111111 
B = 10111111 
C = 11011111 
D = 11101111 
E = 11110111 
H = 11111011 
L = 11111101 
Test Sequence 
1. ANA B, ANA C, ANA D, ANA E, ANA H, ANA L, ANI 00, 
CPI 00, CMA, CPI FF. 
4. ORA instruction 
(Initial Code Words for Registers) 
A = 10000000 
B = 01000000 
C = 00100000 
D = 00010000 
E = 00001000 
H = 00000100 
L = 00000010 
Test Sequence 
1. ORA B, ORA C, ORA D, ORA E, ORA H, ORA L, ORI 01, 
CPI FF, CMA, CPI 0. 
5. XRA instruction 
(Initial Code Words for Registers) 
A = 01111111 
B = 10111111 
C = 11011111 
D = 11101111 
E = 11110111 
H = 11111011 
L = 11111101 
Test Sequence 
1. XRA B, XRA C, XRA D, XRA E, XRA H, XRA L, XRI 01, 
CPI FF, CMA, CPI 00. 
F i n a l l y , other instructions w h i c h are not used in 
testing the m i c r o p r o c e s s o r are used e x t e n s i v e l y in other 
m o d u l e s tests. These m i c r o p r o c e s s o r tests t o g e t h e r with 
other m o d u l e s tests have utilized at least 80% of the 
microprocessor instruction sets. However, if the remaining 
20% u n t e s t e d instructions w e r e in fact never used at all, 
(depending on the applications), then this 80% instructions 
c o v e r a g e should be c o n s i d e r e d excellent, if not o p t i m a l . 
4.2 Testing the Onboard Memory 
The purpose of this test is two-fold: 
1. detect stuck-at-0 and stuck-at-1 faults on data 
in/data out lines of the RAM chip, 
2. detect stuck-at-0 and stuck-at-1 on the address 
lines, 
3. detect s t u c k - a t - 0 and s t u c k - a t - 1 fault in the 
row and c o l u m n (address) d e c o d e r of the RAM 
chip, 
4. detect stuck-at-0 and s t u c k - a t - 1 fault in the 
storage elements, 
5. to v e r i f y t h a t t h e s u p p o r t i n g c i r c u i t s 
(interfacing logic), i.e., all logic that ties 
the m e m o r y and the p r o c e s s o r t o g e t h e r , are 
functioning properly. 
4.2.1 Testing the RAM (address S3C00 - S3FFF) 
This is a c c o m p l i s h e d by initializing the 
address bus to the starting address of the RAM ($3C00). 
Each location w i t h i n the RAM is then s e q u e n t i a l l y written 
into and after the memory is fully written into, it is read 
and the i n f o r m a t i o n or pattern being read from each 
location is c o m p a r e d w i t h the i n f o r m a t i o n w r i t t e n into it 
earlier. Thus the RAM is verified. In the following section, 
we w i l l develop an a l g o r i t h m for testing the R A M . The 
t h o r o u g h n e s s of t h i s t e s t is d i r e c t l y r e l a t e d to the 
c o m p l e x i t y of the p a t t e r n s stored and read from each 
location. 
4.2.1.1 Generation of test sequence 
In the built-in-test structure described 
in [26] and [27], the authors present a test algorithm which 
p r o v i d e s a m i n i m a l length test for s t u c k - a t - f a u l t in R A M . 
The test algorithm requires four accesses per address line, 
with additional hardware to access the RAM. 
The a l g o r i t h m (named ATS) divides the 
address into groups of three (modulo-3) and uses the result 
(0, 1 or 2) to assign each address to one of the three 
groups GP0, GP1 and GP2. The test itself consists of writing 
and reading the m e m o r y in the m a n n e r s h o w n in Table 2. 
Table 2. Algorithm Test Sequence (ATS) 
W0 = test data 01010101 Wr = write 
W1 = test data 10101010 Rd = read 
This test algorithm is shown to detect al 
single and m u l t i p l e s t u c k - a t - f a u l t s in m e m o r y addres 
r e g i s t e r (MAR), m e m o r y data r e g i s t e r (MDR), decoder an 
memory array. A summarized proof that the ATS detects thes 
faults w i l l be considered later. For a detailed p r o o f , th 
reader is referred to [26] and [27]. 
Derivation of Test Algorithm 
Let Aj be the memory address of location j, 0 < j < 2n, 
n = # of address lines (i.e., w i d t h of a d d r e s s lines). 
GP0 = { Ajlj = 0 (modulo-3) } 
GP1 = { Ajlj = 1 (modulo-3) } 
GP2 = ( Ajlj = 2 (modulo-3) } 
Refer to Table 2 
Step 1: Write the W0 word at all locations 
Aj € GP1 and Ak € GP2 
Step 2: Write the W1 word at all locations 
Ai € GP0 
Step 3: Read all locations Aj € GP1 
if output +w0 ; no fault indicated 
# W0 ; RAM fault indicated 
Step 4: Write the W1 word at all locations 
Aj € GP1, 
Step 5: Read all locations Ak € GP2 
if output = W0 ; no fault indicated 
= W0 ; RAM fault indicated 
Step 6: Read all locations Ai € GP0 and Aj € GP1 
if output " w1 ; no fault indicated 
= W1 ; RAM fault indicated 
Step7: Write and then read the W0 word at locations A1 € 
GP0 
if output = w0 ; no fault indicated 
= W0 ; RAM fault indicated 
Step 8: Write and then read the W1 word at all locations 
Ak € GP2 
if output = w1 ; no fault indicated 
= W1 ; RAM fault indicated 
Verification of Faults 
Definition: 
Hamming distance - it is the number of binary bits in which 
two code word or binary memory addresses 
disagree [26]. 
Theorem 1: 
If Ax and Ay are two distinct binary memory addresses which 
belong to the s a m e group G P i , 0 < i < 2, then the H a m m i n g 
distance, denoted d(Ax,Ay), is at least > 2, [26] and [27]. 
MAR Faults (Assuming all other s u b - u n i t s are fault-
free) 
A s s u m e that the kind of fault caused by the MAR s-
a-0 or s - a - 1 is the single a c c e s s i n g of the w r o n g m e m o r y 
array w o r d . T h e r e f o r e , a faulty bit in the MAR can cause an 
access to any address that is of H a m m i n g d i s t a n c e 1 from the 
desired m e m o r y location. T h e r e f o r e the test a l g o r i t h m 
r e q u i r e d is to w r i t e W0 in one location and W1 in all 
l o c a t i o n s that are H a m m i n g distance 1 a w a y . This is done 
m a n y t i m e s over in steps 1 through 5 of the ATS a l g o r i t h m . 
Analysis of Fault Using the ATS Algorithm (Refer to Table 2) 
Step 1: Write the W word in all locations belonging to GP 
0 1 
and GP 
2 
Step 2: Write the W word in all locations belonging to GP 
1 0 
Step 3: Read W at all locations in GP ; this will detect 
0 1 
all single MAR faults between all addresses in GP 
0 
and GP 
1 
Step 4: Write the W word at all locations in GP 
1 1 
Step 5: Read the W word at all locations in GP ; this will 
0 2 
detect all single MAR faults between all addresses 
in GP and GP and also between all addresses in GP 
2 1 2 
and GP , etc. 
0 
As a matter of fact, this algorithm will also detect 
multiple MAR faults (i.e., Hamming distance > 1). 
Decoder Faults (Assume all other sub-units are fault-
free) 
Assumption: 
1. An address accessing two or more locations 
will result in the wired-ORing of these 
locations in the MDR or the data bus, 
2. Inputs of decoder are fault-free. Since 
faults in the input lines of the decoder 
are indistinguishable from faults in the 
MAR and any address always accesses some 
the ATS a l g o r i t h m . T h u s , we can at this 
point consider the inputs of the decoder to 
be fault-free. 
3. Decoder circuit is c o m b i n a t i o n a l and 
remains so in the event of multiple stuck-at 
faults. 
Let us illustrate the d e c o d e r i n p u t / s e l e c t e d 
memory array word line. 
Table 3. Decoder Fault-free Table 
T h e f o l l o w i n g s h o w s t h e e q u i v a l e n t d e c o d e r 
input/selected memory array. 
There are 2^ possible tables (N = number of words 
in m e m o r y ) , of which N! tables have exactly one 1 in every 
row and every c o l u m n . Since these correspond to the cases 
where each address accesses a unique location and every 
location is a c c e s s e d , they can be ignored because the 
functioning of the m e m o r y is not affected by such a fault in 
the d e c o d e r , see Table 4. Table 5 s h o w s a typical fault 
model for a decoder. 
Table 4. Decoder Undetectable Fault 
Table 5. Decoder Stuck-at-Faults 
The f o l l o w i n g is an e q u i v a l e n t d i a g r a m of the 
above decoder stuck-at-fault. 
Figure 6. General Fault Model for Decoder 
For the above model, there are two kinds of faults : 
1. an overwrite condition where the initially stored 
information is destroyed by a wrong memory address 
access during input, 
2. a logical ORing condition w h e r e the stored 
information is erroneously output due to a multiple 
memory access, 
Analysis of Fault Using the ATS Algorithm (Refer to Table 2) 
The f o l l o w i n g w i l l show how the a l g o r i t h m in Table 2 
detects the decoder stuck-at-fault. 
Case 1: Ax € GP0, then Ay € GP2 U GP1 by Theorem 1. 
If Ay € G P 1 , fault w i l l be detected in step 3 
due to reading W1 instead of W0 (i.e., Ax < — > 
Ay), 
If Ay € G P 2 , then fault w i l l be detected in 
step 5 due to reading W1 instead W0, 
Case 2: Ax € GP1, then Ay € GP0 U GP2, 
If Ay € GP0, fault will be detected in step 3, 
If Ay € GP2, fault will be detected in step 5, 
Case 3: Ax € G P 2 , then Ay € GP0 U Gp1. Fault w i l l be 
detected in step 5. 
Memory Array Fault 
F a u l t s in t h e m e m o r y i m p l y t h e v a r i o u s b i t 
positions in some words are at some combination of s-a-1 and 
s-a-0 faults. Since the algorithm write and read both W0 and 
W1 in all memory locations, the test will also detect faults 
in the memory array. 
Memory Data Register Fault 
Faults in the MDR are very much the same as those 
in the m e m o r y array i.e., bit p o s i t i o n s-a-0 and s - a - 1 
f a u l t s . Hence the MDR fault is also d e t e c t e d by the ATS 
algorithm. 
4.2.1.2 Final algorithm for RAM 
R e f e r r i n g to Table 2 a g a i n , [28] m a k e s 
it clear that c a p a b i l i t i e s of the ATS a l g o r i t h m r e m a i n 
u n c h a n g e d if step 7 is m o v e d to step 1 and step 8 to step 5 
(not swapping). From the practical viewpoint, this algorithm 
s e e m s to be m o r e c o n v e n i e n t to i m p l e m e n t [28]. Further 
simplification of the present algorithm is still possible if 
we e x a m i n e T h e o r e m 1 again. This T h e o r e m is valid for any 
partitioning as long as [28]: 
GPi = { Aj|j = i (modulo-k)) ; i = 0,1,...k-1 
j < log N 
N = # of words in memory. 
S e v e r a l values of k satisfy the above 
equation, but the case when k = N is worth noting. 
The validity of the modified ATS algorithm 
just d e s c r i b e d does not depend on the n u m b e r of p a r t i t i o n s 
[28]; hence by increasing the number of partitions to N, we 
have the following final algorithm for the RAM as shown in 
Table 6. 
Table 6. Final ATS Algorithm for RAM 
Comparing the first ATS algorithm and the 
final a l g o r i t h m , we see that the latter a l g o r i t h m can be 
implemented in a much simpler way than the former algorithm, 
which is complicated by the division of 3 scheme. 
4.2.2 Testing the ROMs 
The verification of the information that a 
R O M c o n t a i n s is c o m m o n l y a c c o m p l i s h e d by s e q u e n t i a l l y 
r e a d i n g each location and g e n e r a t i n g a 16-bit c u m u l a t i v e 
sum. After all locations have been read, the 16-bit checksum 
thus g e n e r a t e d is a fairly r e l i a b l e indicator [21] of the 
validity of the information contained in the ROM and of the 
ability of the CPU to access it. The entire system software 
occupies 1k bytes of memory space and its checksum is $BB18 
(generated by PROMlink). 
The checksum is formed by taking the sum of 
the c o n s e c u t i v e m e m o r y data. The carry r e s u l t i n g from the 
summation of this consecutive memory data is taken care of 
in a n o t h e r r e g i s t e r . Thus a 16-bit c h e c k s u m is f o r m e d . The 
c u m u l a t i v e carry r e s u l t i n g from the L S B y t e addition f o r m s 
the M S B y t e of the c h e c k s u m . This is called the extended-
precision checksum. 
The s e l f - t e s t p r o g r a m is placed separately 
from the system program. The self-test program is placed in 
the ROM located at A23 (see Figure C - 3 , A p p e n d i x C). When 
the board is p o w e r e d up, it w i l l jump to address $0000 
(beginning address of the R O M c o n t a i n i n g the s e l f - t e s t 
p r o g r a m ) . The system p r o g r a m is m o v e d to ROM location A25 
(address $800 - $FFF). The valid memory addresses are listed 
in T a b l e 7. 
TABLE 7. ROM/PROM Addresses 
(Adapted From [1]) 
CHIP ADDRESS 
A23 A24 A25 A26 
4K 0 - 3FF 400 - 7FF 800 - BFF COO - FFF 
8K 0 - 7FF 1000 - 17FF 800 - FFF 1800 - 1FFF 
4.3 Testing the I/O ports 
There are three I/O ports ( three parallel ports 
and one serial port ) on the Intel SBC 80/10A board. The 
purpose of testing both these ports is two-fold: 
1. to verify that the CPU can access these ports, 
2. to verify that both the p a r a l l e l and serial 
ports are functioning correctly, 
3. to verify that there are no stuck-at-0 or 
s t u c k - a t - 1 faults in the data bits of the 
ports, 
4. to verify that the supporting circuit, i.e., all 
logic that ties the I/O ports and the processor, 
is functioning properly. 
4.3.1 Testing the parallel I/O port 
Referring to Figure C-5 of Appendix C, we 
see that there are t w o Intel 8255 P r o g r a m m a b l e P e r i p h e r a l 
Interfaces (PPI), one located at A 1 9 , the other at A20. For 
convenience the following device designations will be used: 
The d e v i c e at A19 is called the "I/O group 1" d e v i c e , w h i l e 
the d e v i c e at A20 is referred to as the "I/O group 2" 
d e v i c e . Each d e v i c e has three e i g h t - b i t p o r t s . The "I/O 
group 1" ports are d e s i g n a t e d as Ports A, B and C w h i l e the 
"I/O group 2" ports are d e s i g n a t e d as Ports D, E and F. 
The p a r a l l e l I/O interface logic on the 
Intel SBC 80/10A p r o v i d e s 48 signal lines for the transfer 
and control of data to or from external peripheral devices. 
All the 48 signal lines e m a n a t e from the I/O ports on two 
Intel 8255 PPI (Figure C-2), and are b r o u g h t out of the 
Intel SBC 80/10A board via two 50-pin double-sided PC edge 
connectors (J1 and J2). 
The Intel 8255 PPI contains three eight-
bit p o r t s (A, B and C); see Figure 7. All can be configured 
in a w i d e variety of f u n c t i o n a l c h a r a c t e r i s t i c s by the 
s y s t e m s o f t w a r e and each has its own s p e c i a l features to 
further enhance its p o w e r and f l e x i b i l i t y . The Intel 8255 
PPI also allows for a wide variety of I/O configurations and 
its 24 I/O lines can be individually programmed in 2 groups 
of t w e l v e (see Figure. 7 ) and used in three m a j o r m o d e s of 
Figure 7. 8255 PP1 Functional Block Diagram 
(Adapted From [29]) 
operation. The user is referred to [29] for further detail 
on the general operational characteristics of the 8255 PPI. 
Though both the Intel 8255's m a i n t a i n the 
s a m e interface (at d i f f e r e n t I/O a d d r e s s e s ) w i t h the CPU 
s e t , the interface b e t w e e n I/O group 1 d e v i c e and the edge 
connector (Jl) is significantly different from the interface 
b e t w e e n the I/O group 2 d e v i c e and its a s s o c i a t e d edge 
c o n n e c t o r (J2). T h i s g i v e s t h e u s e r a g r e a t d e a l of 
flexibility when configuring the system's external parallel 
I/O devices. Because of these flexible "external" interfaces 
h o w e v e r , not all ports are capable of o p e r a t i n g in each of 
the 8255's o p e r a t i o n a l m o d e s , though all ports can be 
programmed as either input or output. The I/O group 1 ports 
can fully utilize the 8255's m u l t i - m o d e o p e r a t i o n . The I/O 
group 2 p o r t s , h o w e v e r , are l i m i t e d to a single m o d e (mode 
0) of operation. The allowable port configurations for both 
groups are summarized below [1]: 
Port A (I/O Group 1) 
Mode 0 input 
Mode 0 output (latched) 
Mode 1 input (strobed) 
Mode 1 output (latched) 
Mode 2 b i-directional 
Port B (I/O Group 1) 
Mode 0 input 
Mode 0 output (latched) 
Mode 1 input (strobed) 
Mode 1 output (latched) 
Port C (I/O Group H 
Mode 0 8-bit input 
Mode 0 8-bit output 
Ports D and E (I/O Group 2) 
Mode 0 input 
Mode 0 output (latched) 
Port F (I/O Group 2) 
Mode 0 8-bit input 
Mode 0 8-bit output 
Mode 1 4-bit input/4-bit output (unlatched/latched) 
Mode 1 4-bit output/4-bit input (latched/unlatched) 
Since the o b j e c t i v e here is to test the I/O lines 
for s t u c k - a t - 0 or s t u c k - a t - 1 faults and b e c a u s e of the 
l i m i t a t i o n on the I/O group 2 m o d e operation [1], the m o d e O 
configuration seems to fit this testing purpose. All the I/O 
lines can be c o n f i g u r e d either as o u t p u t or input lines. 
With this configuration, a technique called LOOPBACK [5], 
i.e., loop I/O port outputs to inputs, can be e m p l o y e d in 
testing the I/O ports. One group (I/O group 1) of the 
p a r a l l e l port can be configured as the output port and the 
o t h e r group( I/O g r o u p 2) as the input p o r t and, w i t h the 
p r o p e r edge c o n n e c t o r , a w o r d p a t t e r n is o u t p u t f r o m J1 
(which is configured as the output port) and then read by J2 
(which is configured as the input port). The pattern output 
by J 1 a n d p a t t e r n i n p u t by J2 s h o u l d a g r e e a n d a n y 
discrepancy would indicate that the port is bad. See Figure 
8 for the conceptual idea. Different word patterns can then 
be u s e d to test the I/O l i n e s for s t u c k - a t - 0 or s t u c k - a t - 1 
f a u l t s (see S e c t i o n 4.3.1.1). 
Port J2 
(1/3 Group 2) 
3 E F 
Port Ji 
(1/3 Group 1) 
C 8 A 
1/3 Coupling 
1/3 Coupling 
1/3 Coupling 
Figure 8. Loopback Technique 
It w a s e a r l i e r suggested that the loopback test be 
done in both d i r e c t i o n s , i.e., c o n f i g u r e d J1 as the input 
port and J2 as the output port (after the first test), so 
as to verify that both the p a r a l l e l p o r t s can function as 
either input or output p o r t s . But due to the d i f f e r e n t 
i n t e r f a c i n g n e t w o r k s r e q u i r e d f o r d i f f e r e n t p o r t 
c o n f i g u r a t i o n s (see next p a r a g r a p h ) , it has proved to be 
inconvenient to have to swap the interfacing networks every 
t i m e the test is p e r f o r m e d . T h e r e f o r e the test was instead 
restricted to one direction only (J1 as the output port and 
J2 as the input port). 
Note that eight lines already have been 
installed with driver n e t w o r k s (locations A1 and A2) for 
external interfacing and since all the ports are configured 
as o u t p u t , t h e r e f o r e a d d i t i o n a l d r i v e r n e t w o r k s a r e 
n e c e s s a r y and are to be installed at l o c a t i o n s A 3 , A4, A5 
and A6 for proper interfacing with the outside w o r l d . Also 
termination networks will be installed at locations A7, A8, 
A 9 , A 1 0 , All and A12 (J2 is c o n f i g u r e d as input port). 
Typical driver networks will be those listed in Table 8 and 
the termination network is either the 220 ohm/330 ohm driver 
or the 1 k-ohm pull up (available in package); see Figure 9. 
The drivers , t e r m i n a t o r s and cables used 
for our testing purposes will be discussed later in Section 
5.0. 
Table 8. Drivers (Adapted From [1]) 
Drivers Characteristic Sink Current (mA) 
7438 I,0C 48 
7437 1 48 
7432 NI 16 
7426 I,0C 16 
7409 NI,OC 16 
7408 NI 16 
7403 I,0C 16 
7400 1 16 
I = inverting NI = non-invertin OC = open collector 
4.3.1.1 Configuring the parallel ports for 
testing 
Tables 9 and 10 depict the pin 
assignments for connectors J1 and J2 respectively. In order 
to ensure that ports J1 (I/O group 1) and J2 (I/O group 2) 
has no stuck-at faults or bridging faults between adjacent 
bits, J1 (I/O group 1) is first configured as an output port 
and a w o r d p a t t e r n of 101010....10 a l t e r n a t i n g with 
010101....01 is output (one at a time) to Jl. These patterns 
will then be read by J2 (which is configured as the input 
port) and compared with a known value. This verifies whether 
port J1 is working correctly or not. The same test is then 
repeated but this time with the test data 10101010 or 
0 1 0 1 0 1 0 1 r e c e i v e d at port J2 (I/O g r o u p 2). One very 
important thing to note from Tables 9 and 10 is that the 
data bits for ports A, B and C are not arranged in such a 
way that they are all in ascending or proper order i.e., PA0 
PA1 ...PB0 PB1 ...PC0 PC1 (see Figure. 10 ). Hence the word 
patterns selected for ports A, B and C, when output to J1 
should "look" like 101010....10 or 010101....01 or for the 
second case, when received by ports D, E and F, should also 
"look" like 1010 10 or 01010 01 at J2. 
Figure 11. Actual Arrangement of Port J1 
Table 9. Pin Assignments for Connector J1 
(Adapted From [1]) 
Table 10. Pin Assignments for Connector J2 
(Adapted From [1]) 
Test Patterns for Ports A, B and C (I/O group 1) when: 
1. test pattern at J1 is 101010....10 
Port A = 9A 
Port B = A5 
Port C = 27 
2. test pattern at J1 is 010101....01 
Port A = 65 
Port B = 5A 
Port C = D8 
Test Patterns for Ports A, B and C (I/O group 1) when : 
Specific I/O addresses for the six ports where the CPU 
set can access are listed in Table 11. 
Table 11. Parallel I/O Port Addresses 
(Adapted From [1]) 
4.3.1.2 Other cases of testing the parallel ports 
In the preceding case, we have an equal 
number of output ports and I/O lines, so there is no problem 
in t e s t i n g all p o r t s or lines for s t u c k - a t f a u l t s or 
bridging faults between adjacent bits. 
For the rest of this section, we will 
discuss two other cases of testing the parallel I/O ports : 
Case 1:Input ports or I/O lines more numerous than 
output ports or I/O lines, 
Case 2: Input ports or I/O lines less numerous than 
output ports or I/O lines. 
Case 1. 
When the number of input I/O lines is more than the 
number of output I/O lines, the ports (both input and 
output) can still be easily tested for stuck-at faults or 
bridging faults. Simply connect all the available output I/O 
lines to all the input I/O lines as shown in Figure 12. 
OUTPUT PORTS 
Figure 12. Configuration for Case 1 
With the appropriate test data, the ports can be 
checked for stuck-at faults or bridging faults between 
adjacent bits. 
Case 2. 
When the number of input I/O lines is less than the 
number of output I/O lines, then some of the output I/O 
lines might have to be tied together with some logic gates, 
so as to keep the number of output I/O lines the same as the 
number of input I/O lines. Figure 13 shows two possible 
configurations of case 2. 
OUTPUT PORT OUTPUT PORT OUTPUT PORT OUTPUT PORT 
INPUT PORT INPUT PORT 
Figure 13. Configuration for Case 2 
Again, with the appropriate test data, the input and 
output ports can be checked for stuck-at faults or bridging 
faults. 
4.3.2 Testing the serial I/O port 
The serial I/O interface logic consists 
primarily of an Intel 8251 USART device located at A22 in 
F i g u r e C - 4 of A p p e n d i x C. It is a U n i v e r s a l 
S y n c h r o n o u s / A s y n c h r o n o u s R e c e i v e r / T r a n s m i t t e r (USART) 
designed specifically for the 8080 m i c r o c o m p u t e r systems. 
Like other I/O devices in the 8080 microcomputer system, its 
functional configuration is p r o g r a m m e d by the system 
software for m a x i m u m flexibility. A block diagram of the 
8251 is shown in Figure 14. 
The Intel 8 2 51 U S A R T d e v i c e c o n v e r t s 
p a r a l l e l f o r m a t s y s t e m data into s e r i a l f o r m a t fox-
transmission and converts incoming serial format data into 
parallel system data for reception. It also deletes or 
inserts bits or characters that are functionally unique to 
the communication technique. 
The 8251 USART can also be used for either 
synchronous or asynchronous data communication. Both these 
formats require that framing information be added to the 
data to enable proper detection of the character at the 
receiving end. The major difference between the two formats 
is that the asynchronous format requires framing information 
to be added to each character, while the synchronous format 
adds framing information to blocks of data or messages. Both 
these formats can be transmitted in half or full duplex 
mode. 
Figure 14. 8251 USART Functional Block Diagram 
(Adapted From [29]) 
Figure 15 Asynchronous Mode 
(Adapted From [1]) 
Figure 16. Synchronous Mode 
(Adapted From [1]) 
P r i o r to s t a r t i n g data t r a n s m i s s i o n or 
reception, a set of control words generated by the CPU must 
be sent out to initialize the 8251 USART to support the 
desired communication format. These control words define the 
complete functional description of the 8251 USART and must 
immediately follow a Reset operation (internal or external). 
These control words will program the: baud rate, character 
length, number of stop bits, synchronous or asynchronous 
operation, even/odd parity, etc. In the synchronous mode, 
options are also provided for selecting either internal or 
external character synchronization. 
The Intel 8251 USART essentially defines the 
character of the serial I/O interface. The user is referred 
to [29] for further application notes on the 8251 USART. 
4.3.2.1 Configuring the serial port for 
testing 
The serial I/O port interface 
c o m m u n i c a t e s with an external I/O device via a 26-pin 
double-sided PC edge connector (J3). Table 12 provides a pin 
list for connector J3, and Table 13 specifies the I/O 
addresses which can be accessed by the CPU set. 
On the connector J3, the serial 
I/O port is configured to perform full duplex operation, so 
the signal line TxD will be tied to RxD so that a closed-
loop (loopback) test can be performed. A 1 and a 0 are 
placed (a bit at a time) in the most significant bit of the 
accumulator. Then they are sent out to the serial-output-
data pin (TxD) of the 8251. This data is captured by the 
serial-input-data pin (RxD) of the 8251. Each time the 
captured data is compared with what was sent earlier. If 
they agree, the serial port is good, otherwise it is bad. 
There are two general schemes for 
the transmission or reception of data between the serial I/O 
port and the external world: the asynchronous and the 
synchronous modes. Both these methods will be tested on the 
Intel SBC 80/10A board. We will first perform the testing 
procedure in the asynchronous mode and then follow by the 
synchronous mode. 
Table 12. Pin Assignments for Connector J3 
(Adapted From [1]) 
Table 13. Serial I/O Port Addresses 
(Adapted From [1]) 
Asynchronous Mode 
Control Word 
1 1 0 0 1 1 1 0 Mode Instruction 
0 0 1 0 0 1 1 1 Command Instruction 
Synchronous Mode 
Control Word 
1 0 0 0 1 1 0 0 Mode Instruction 
1 0 1 0 0 1 1 1 Command Instruction 
0 0 1 0 1 1 0 Sync Character 
In both the a s y n c h r o n o u s and 
synchronous modes, test data 1010101 (01010101) will be sent 
through TxD and received by RxD. The value received should 
be checked with the value sent; any discrepancy between 
the t w o v a l u e s i n d i c a t e s that the s e r i a l port is not 
functioning properly. 
The test set-up is shown later in 
Section 5.0. 
4.4 Testing of the External System Bus (Connector P1) 
Table 14 shows each of the external system bus 
signals and this multibus structure provides a common 
element for communication between a wide variety of system 
modules which includes :single board computer, memory, 
digital and analog I/O expansion boards, and peripheral 
controllers [29]. 
These multibus signal lines allow for master-slave 
relationships between the various system modules described 
above. A bus master module can drive the command and address 
bus. An example of a bus master would be a single board 
computer. A bus slave cannot control the bus. An example of 
a bus slave would be a memory expansion board. 
The SBC 80/10A does not provide the Bus Priority 
Request signal and therefore it can only be used with one 
other multibus master [1]. One of our goals here is try to 
minimize the amount of hardware use and therefore a better 
choice would be to use an external RAM to test the command 
signals (only the address, data, write and read signal 
lines) on the external system bus. 
Table 14. Pin Assignment for Connector P1 
(Adapted From [1]) 
C a u s e d by Intellect MDS Bus. 

5.0 PRINCIPLE OF OPERATION 
The following section describes the test set-up and the 
sequence of events which occurs during the testing process. 
5.1 Test Set Up 
The test is set up in the user testing environment 
and once invoked, becomes automatic, requiring no operator 
intervention, and upon confronting an error the self-test 
program will immediately halt. 
- The " G O / N O _ G O " f e a t u r e is i n d i c a t e d by an LED pair 
connected to the outputs of two NAND gates (7400); see 
Figure 18. When the test begins, LED1 will be ON and LED2 
will be OFF. Upon successful execution of the program, the 
LED pair will toggle and, if for some reason the LED pair-
remains in its initial state for quite some time, the user-
should immediately recognize that the self-test program 
has halted. The location where the program execution 
stopped can be checked by testing the logic states of the 
address lines. 
- Two 50-pin card edge-connectors (0.1" center) are used for 
the two parallel ports (I/O group 1 and I/O group 2) at J1 
and J2. The I/O lines from port J1 are hard-wired to their 
corresponding lines at J2 (i.e. PA1 to PD1, PA2 to PD2, 
etc.); see Figure 18. 
- A 26-pin card edge-connector (0.1" center) is used for 
the serial port (J3). TxD and RxD are again hard-wired 
together; see Figure 18. 
- An 86-pin card edge-connector (0.156" center) with a 40-
pin IDC connector (wire-wrap) is used for the external 
system bus for accessing the necessary signal lines; see 
Figure 18. 
- Driver networks (7408) have already been inserted at 
l o c a t i o n s A1, A2, A3, A4, A5 and A6. T e r m i n a t i o n 
networks, SBC-902 (1K-ohm pull-up resistor) are still 
needed for locations A7, A8, A9, A10, All and A21. 
- Other hardware needed are : one 7410 3-input NAND gate 
two 470 ohms resistors 
HM6116P-2 2K x 8 bits RAM 
Figure 18 shows the circuit diagram of the whole set-
up ready to be tested. 
Figure 18. Board Set Up For Testing 
5.2 Test Procedure 
The following is the sequence of events that 
should occur during the testing process. 
1. The power is turned ON, 
2. This action activates the clock and resets the circuit, 
w h i c h in turn g e n e r a t e s the R e s e t signal. The 
microprocessor automatically executes the instruction in 
memory location $0000 which is the beginning address of 
the self-test program. 
3. LED1 is turned ON and LED2 is OFF, indicating that the 
self-test program is in progress. 
4. The first m o d u l e of the p r o g r a m e x e c u t e s the ROM 
(containing the self-test program) test. 
5. If this module passes the test, program execution is 
passed to the microprocessor test. 
6. If the microprocessor passes the test, program execution 
is passed to the ROM (containing the system software) 
test. 
7. If the ROM passes the test, program execution is passed 
to the RAM test. 
8. If the RAM passes the test, program execution is passed 
to the serial I/O ports test. 
9. If the serial I/O ports passes the test, program 
execution is passed on to the parallel I/O port test. 
10. If the parallel I/O port passes the test, program 
execution is passed on to the external system bus test. 
11. After the external system bus test module has been 
completed, then the program will set address line A15 
and data line DO to 1.These signals will be used to 
toggle the LED pair, indicating that the self-test 
program has been executed successfully. 
6.0 CONCLUSIONS AND POSSIBLE FURTHER EXPANSION 
6.1 Conclusions 
The basic philosophy behind incorporating a built-
in self-testing concept into the Intel SBC 80/10A board is 
to enable the system to perform self-test and to verify that 
the system is operational. It is intended to be used either 
in a production testing environment, where thousands of in-
coming boards have to be screened before being integrated 
into more complex systems, or in a user testing environment, 
where the operator might want to check his malfunctioning 
board. The "go/no-go" capability/feature of the self-test 
program is best used for this purpose. It can quickly 
distinguish the good boards from the bad ones and hence 
reduce the time and cost involved in isolating the same 
faults in later more complex systems. The self-test program 
is driven by software written specially for the processor 
used on the board. The c l a s s e s of f a u l t s are m o s t l y 
restricted to pin-level stuck-at-0 and stuck-at-1 type and 
to the instruction sets of the microprocessor. This self-
test technique verifies faults but it does not provide a 
complete and thorough system diagnostic capability; however, 
it could be further enhanced to include fault-detection and 
isolation down to subsystem or component level (see Section 
6.2). 
The design and implementation of the self-testing 
program requires not only an intimate knowledge of the 
processor software but also an in depth familarity with the 
overall system design. For the test engineer who has not 
been responsible for the system design, and who attempts to 
generate adequate functional test program for the system, a 
large amount of time can be spent on familarizing himself 
with the operating environment of the microprocessor based 
system. 
Samples of program listings can be found in 
Appendix B to show their complexity and the amount of ROM 
space needed. These programs have not been tested; hence how 
many faults this self-test program will actually detect is 
yet to be determined. 
This project suggested to some extent the 
feasibility of incorporating the built-in self-testing 
concept into the Intel SBC 80/10A board and it can possibly 
be modified and extended to perform the same tasks for 
more complex systems, including the 16 and 32 bit 
microcomputers. 
Finally, as the complexity of microprocessor-based 
systems increases, the tasks of testing a system and 
isolating faults becomes increasingly difficult. 
Accompanying the increase in complexity is an increase in 
testing cost, due to the cost of automatic test equipment 
(ATE). As an attempt to reduce this testing cost and at the 
same time retain user confidence in the systems, built-in 
s e l f - t e s t i n g t e c h n i q u e s should be a t t r a c t i n g lots of 
attention in the 1980s and in the foreseeable future. 
6.2 Possible Further Expansion 
If, in addition to performing the self-test, we 
can use a dumb terminal to monitor the testing process 
instead of the LEDs, the concept can be expanded to include 
d i a g n o s i s for f a u l t - d e t e c t i o n and i s o l a t i o n d o w n to 
subsystem or component levels. The resolution of the fault-
location diagnosis is a function of the amount of hardware 
and software on the system. For the Intel SBC 80/10A board, 
we can decompose the board into the following subsystems or 
components: 
1. CPU set - 8080A microprocessor 
- 8224 clock generator 
- 8238 system controller 
- and a s s o c i a t e d c i r c u i t r y (see F i g u r e C-1, 
Appendix C) 
2. Random Access Memory - Eight 1 bit static RAM (8102) 
- 8226 bi-directional bus driver 
- 3205 address decoder 
- and a s s o c i a t e d c i r c u i t r y (see 
Figure C-2, Appendix C) 
3. Read-Only-Memory - ROM/PROM used in locations A23, A24, 
A25 and A26 
- 3205 address decoder 
- 8216 bi-directional bus driver 
- and associated circuitry (see Figure 
C-3, Appendix C) 
4. Parallel I/O Port - two 8255 PPI 
- Eight 8226 bi-directional bus drivers 
- 3205 address decoder 
- and a s s o c i a t e d c i r c u i t r y (see 
Figure C-5, Appendix C) 
5. Serial I/O Port - 8251 USART 
- LM1489 inverters 
- and associated circuitry (see Figure C-
4, Appendix C) 
With the above subsystems guides, diagnosis of 
board failure becomes very much a simple "cook-book" 
procedure. Since the dominant failure mode in the system is 
a stuck pin, to find this type of fault, it is necessary to 
start with a board's edge-failure and work back to locate 
the device with good input and bad outputs. A quicker method 
would be to replace the component on the path of the failure 
a c t i v i t y and r e - r u n the s e l f - t e s t i n g p r o g r a m . This 
diagnostic algorithm of fault detection and isolation might 
have to wander all over the board to follow the path leading 
to the failure. 
To alleviate the burden of wandering around the 
board, the subsystem or component-level information can be 
stored in the computer (database) in such a way that it can 
be retrieved each time a fault is encountered and it can 
display the set of possible faulty components (depending on 
which phase the testing process is on). 
An expert system (knowledge-based) would be a good 
application for the above purpose. A file can be created 
that would contain all the information about all the 
possible failures that might occur and another file can 
contain all the possible remedies corresponding to each 
failure. For example, if a failure occurs during the RAM 
testing stage, the computer will display all the possible 
components that may be related to this fault, and the 
process is repeated until the fault is narrowed down to a 
bad node. 
Finally, the self-testing program can be made 
general-purpose for use in many systems based on a 
particular microprocessor. For example, the memory test for 
the 8080A processor can, except for the starting and the 
ending address parameters, be the same for every system, 
only the I/O devices, which tend to be more system-
specific, require major modifications of the test program. 
However, if the I/O driver routine in the self-testing 
program is written as a module, then it can be called from 
the main program after the appropriate modifications have 
been done. This way the main program won't have to go 
through major changes each time the program is used in 
another system, and also if a particular device is absent 
from the system, the software module for that particular 
device can be omitted. 
Appendix A 
Flowcharts and Program Description 
Figure A--1. SBC 80/10A Dimension Drawing 
Figure A-2. MAIN Program 
MAIN 
This is the driver routine which calls all the 
appropriate routines (SELF-TEST ROM TEST, MPU TEST, SYSTEM 
ROM TEST, RAM TEST, SERIAL PORT TEST, PARALLEL PORTS TEST 
AND EXTERNAL SYSTEM BUS TEST) to perform the required tasks. 
Upon encountering an error while executing one of the 
subroutines, the microprocessor operations will be halted 
until the operator has replaced the faulty component. After 
the replacement, the circuit is Reset and the self-testing 
program is re-run. 
Figure A-3. Subroutine SELF 
SELF 
This routine constantly reads and adds the contents of 
the self-testing program. The carry generated from the 
addition is taken care of in another register and thus forms 
a 16-bit value checksum. This checksum should check with the 
predetermined checksum. Any discrepanies between the two 
values will force the program execution to halt. 
3. MPU TEST A 
Figure A-4. Subroutine MPU TEST A 
MPU TEST A 
See subroutine CHECK. 
MPU TEST S 
The MPU Test B subroutine is functionally not doing 
anything except exercising as many of the 8080A instructions 
as possible. 
4. ROM 
Figure A-5. Subroutine ROM 
ROM 
This routine constantly reads and adds the contents of 
the ROM. The carry generated from the addition is taken care 
of in another register and thus forms a 16-bit value 
checksum. This checksum should check with the predetermined 
checksum. 
5. RAM 

Figure A-6. Subroutine RAM 
RAM 
This routine constantly writes a test pattern, 
01010101, in all the RAM locations. After all the RAM 
locations have been written into, the routine reads the RAM 
again and compares with the data it wrote earlier. The two 
data should be the same if the RAM and its associate 
circuitry are functioning properly. 
The test is then repeated with the test data 10101010. 
6. SERIAL 
Figure A-7. Subroutine SERIAL 
SERIAL 
This routine first configures the serial port in the 
Asynchronous mode, and sends the test data to the TxD pin. 
This data is then captured by the input pin RxD. If the data 
sent and data received are different, then program excution 
will be halted. 
The same test is performed with the port configure in 
Synchronous mode. 
Other routines called by this program are TXTERA, 
RCVRA, TXTERS and RCVRS. 

Figure A-8. Subroutine PARALL 
PARALL 
This program configures the I/O group 1 ports as 
outputs and the I/O group 2 ports as inputs. It then outputs 
test data (10101010 and 01010101, one at a time) to the I/O 
group 1 ports. The data sent is captured by the I/O group 2 
ports. They are then compared to see if they are the same. 
Any discrepanies between the data sent and the data received 
would result in stopping the program execution. 
The test is repeated but this time with the test data 
1010 10 and 0101...01, one at a time) received at J2 or 
the I/O group 2 ports. 
8. EXBUS 
This routine performs the same service as the RAM test 
except that the address parameters are different. The 
starting address is $6800 and the ending address is $6FFF. 
9. CHECK 
Figure A-9. Subroutine CHECK 
CHECK 
The CHECK routine is functionally not doing anything, 
but merely confirming that all the registers can be written 
into and read from correctly. 
This routine is called by MPU TEST A only. 
Figure A-10. A. Subroutine TXTERA B. Subroutine RCVRA 
TXTERA & TXTERS 
These routines are called by SERIAL. They transmit the 
test data sent by SERIAL to the output pin TxD. They also 
constantly check to see if the transmitter is ready before 
transmission occurs. 
TXTERA is used when the serial port is configured in 
the Asynchronous mode, while TXTERS is used for Synchronous 
mode. 
RCVRA & RCVRS 
These routines are the same as above except that they 
are used for data reception. 
APPENDIX B 
PROGRAM LISTINGS 



SUBROUTINE: MPU2 
THIS ROUTINE TESTS THE OTHER INSTRUCTION SETS OR THE MICROPROCESSOR. 
IF NOT EQUAL, HALT EXECUTION 
RESTORE REGTSTOR A CODE WORD 
REPEAT THE ABOVE PROCESS EXCEPT THE ADC INSTR., IS SWITCHED TO A DIFFERENT 
REGISTER AND SO ON. 

SOURCE STATEMENT 
EXERCISE THE ORA AND ORI INSTRUCTIONS 
SET NEW CODE WORD FOR REGISTER A 
SUBROUTINE: CHECK (CALLED BY MPU) 
THIS ROUTINE PERFORMS THE REGISTER CHECK TEST. THE SEQUENCE OR TEST IS AS FOLLOWS: 
LINE SOURCE STATEMENT 
READ (A) AND COMPARE WITH CODEA 
REAR (B) 
COMPARE (B) WITH CODED 
READ (A) 
COMPARE (A) WITH) CODEA 
READ (B) 
COMPARE (B) WITH CODER 
MODULE PAGE 10 
SOURCE STATEMENT 
MODULE PAGE 11 
LOC ODJ LINE SOURCE STATEMENT 
MODULE PAGE 12 
MODULE PAGE 13 
LOC OBJ LINE SOURCE STATEMENT 

MACRO ASSEMBLER, V4.0 MODULE PAGE 15 
LOC OBJ LINE SOURCE STATEMENT 
LOC OBJ LINE SOURCE STATEMENT 
LOC ODJ LINE SOURCE STATEMENT 

LINE SOURCE STATEMENT 
LOC OBJ LINE SOURCE STATEMENT 
LOC OBJ LINE SOURCE STATEMENT 
SUBROUTINE: SERIAL THIS ROUTINE TESTS INTEL SBC BO/lOA SERIAL PORT. THE TRANSMITTER 
OUTPUT IS ROUTED TO THE RECEIVER. THE TEST BATA ARE 1010101010 AND 
OIOIOlOl, TO ENSURE THAT THE FORT IS ABLE TO FUNCTION IN DIFFERENT 
MODE OF OPERATIONS AND THERE IS NO STUCK AT FAULTS. 
SUBROUTINES: TXTERA THIS ROUTINE CHECKS TO SEE IF THE TRANSMITTER 
IS READY. THEN OUTPUT THE TEST BATA TO TxD. 
RCVRA - THIS ROUTINE CHECKS TO SEE IF THE RECEIVER IS 
IS READY, THEN INPUT THE DATA OUPUT BY TxB VIA 
RxD. 
BOTH THESE ROUTINES ARE CALLED SERIAL ONLY. 
SUDROUTINES: TXTERS - SAME AS ABOVE EXCEPT OPERATE IN SYNCHRONOUS MODE. 
RCVRS - SANE AS ABOVE EXCEPT OPERATE IN SYNCHRONOUS MODE 
BOTH THESE ROUTINES ARE CALLED BY SERIAL ONLY. 
SUDROUTINE: PARALL 
THIS ROUTINE TESTS THE INTEL SBC B0/10A PARALLEL PORTS. ALL THE GROUP 
I PORTS ARE CONFIGURED AS OUTPUTS AND CROUP 2 PORTS AS INPUTS. 
GET SECOND TEST DATA 
OUTPUT TO PORT A 
COMPARE OUTPUT AND RECEIVED DATA 
IF NOT EQUAL, DISPLAY ERROR MESSAGE 
SOURCE STATEMENT 
GET THIRDTEST DATA 
GET FOURTH TEST DATA 
SOURCE STATEMENT 
EXIST PARALL ROUTINE 
THIS ROUTINE TESTS THE 1K BYTES OE RAM ON THE INTEL SBC BO/1OA BOARD. 
THE FIRST TEST BATA IOIOIOIO IS WRITTEN TO ALL THE RAM LOCATIONS AND 
THEN IS READ AGAIN. THE TEST IS REPEATED WITH THE SECOND TEST DATA 
01010101. THESE TESTS ARE DONE TO ENSURE THAT ALL RAM MEMORY CELLS 
ARE ACCESSIBLE AND THAT THERE IS NO STUCK AT FAULT. 
SECONB TEST BATA 
SUBROUTINE: ROM 
THIS ROUTINE TESTS THE ROM ON THE INTEL SEC BO/lOA BOARD. THE EXTENDED 
PRECISION CHECKSUM IS GENERATED BY SUMMING ALL THE DATA BYTE IN THE 
ROM PLUS ANY CARRY IN A DIFFERENT REGISTER. THIS FORMED A BIT VALUE 
CHECKSUM. THE GENERATED CHECKSUM IS THEN COMPARED WITH A PREDETERMINED 
VALUE DDIO. 
LOC OBJ LINE SOURCE STATEMENT 
MACRO ASSEMBLER, V4.0 MODULE PAGE 28 
STARTING ADDRESS OR ROM MINUS ONE 
CLEAR ACC., AND CARRY BIT OF PSW 
HOLD CARRY 
SUBROUTINE: EXDUS 
THIS ROUTINE TESTS THE 2K BYTES OR EXTERNAL RAM CONNECTED TO THE EXTER 
NAL BUS. THE FIRST TEST DATA OlOIOlO1 IS WRITTEN TO ALL THE RAM LOCAT 
IONS AND THEN IS READ AGAIN. THE TEST IS REPEAT WITH THE SECOND TEST 
DATA IOIOIOIO. THESE TESTS ARE DONE TO ENSURE SOME OR THE COMMAND 
SIGNALS EXTERNAL SYSTEM BUS ARE FUNCTIONING PROPERLY. 
BEGINNING ADDRESS OR EXTERNAL RAM STARTE 
LOC OBJ LINE SOURCE STATEMENT 
FIRST TEST DATA 
2 ITERATIONS OF OUTERE LOOP 
4 ITERATIONS OF INNERE LOOP 
256 ITERATIONS OF WRITEE LOOP 
WRITE FIRST TEST BATA TO MEMORY 
INCREMENT ABBRESSPOINTER 
DECREMENT INNERE LOOP 
REPEAT WRITEE LOOP IF C IS NOT ZERO 
IS (MEMORY) = TEST DATA ? 
NO, DISPLAY ERROR 
INCREMENT ADDRESS POINTER 
EXIST EXBUS ROUITNE 
END OF MAIN PROGRAM 
ASSEMBLY COMPLETE. NO ERRORS 
APPENDIX C 
SCHEMATICS FOR THE INTEL SBC 80/10A 
Figure C-1. Schematic of CPU Sets & Associate Circuitry (Sheet 1 of 5) 
(Adapted From [1]) 
Figure C-2. Schematic of RAM & Associate Circuitry (Sheet 2 of 5) 
(Adaptad From [1]) 
Figure C-3. Schematic of ROM & Associate Circuitry (Sheet 3 of 5) 
(Adapted From [1]) 
figure C-4. Schematic of Serial I/O Interface & Associate Circuitry (Sheet 4 of 5) 
(Adapted From [1]) 
Figure C-5. Schematic of Parallel I/O Interface & Associate Circuitry (Sheet 5 of 5) 
(Adapted From [1]) 
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ABSTRACT 
This thesis discusses the application of built-in self-
cesting technique at the board level (Intel SBC 80/10A 
single board computer). The test technologies used in 
testing microprocessor-based boards are briefly explained. 
It examines a spectrum of problems which are presenting the 
test engineers with some very formidable testing challenges 
and are also becoming increasingly hard for current 
automatic test equipment (ATE) test technology to deal with. 
A functional description of the Intel SBC 80/10A board 
was briefly studied so that every essential part of the 
board is tested. The concept of built-in self-testing was 
then introduced and it was later explained why this concept 
is becoming an increasingly attractive solution to the 
complex problem of testing microprocessor-based boards. 
Different testing methods were then designed to test 
the board's microprocessor, self-test ROM, system software 
ROM, RAM, parallel I/O ports, serial I/O port and the 
external system bus. 
A summary of the test set up in the user testing 
environment was given and it also listed a series of events 
that should occur when the test was run. 
Finally, fault-detection and isolation capability were 
explored as an expansion to the existing self-testing 
program. 
